

FIG. 1  
(Prior Art)





FIG. 2  
(Prior Art)



**FIG. 3**

The diagram illustrates a memory array 200. It features a set of word lines (WL<sub>1</sub>, WL<sub>2</sub>, ..., WL<sub>N</sub>) and a set of bit lines (BL<sub>1</sub>, BL<sub>2</sub>, ..., BL<sub>N</sub>). Each word line WL<sub>i</sub> is connected to a series of access transistors 233. Each bit line BL<sub>j</sub> is connected to a series of access transistors 233. The access transistors 233 are arranged in a grid. The diagram also shows a set of data lines (DL<sub>1</sub>, DL<sub>2</sub>, ..., DL<sub>N</sub>) and a set of word lines (WL<sub>1</sub>, WL<sub>2</sub>, ..., WL<sub>N</sub>). The access transistors 233 are connected to the word lines and bit lines. The diagram includes various components such as transistors 201<sub>1</sub>, 201<sub>2</sub>, ..., 201<sub>N</sub>, and 233, and a set of data lines (DL<sub>1</sub>, DL<sub>2</sub>, ..., DL<sub>N</sub>). The diagram also shows a set of word lines (WL<sub>1</sub>, WL<sub>2</sub>, ..., WL<sub>N</sub>) and a set of bit lines (BL<sub>1</sub>, BL<sub>2</sub>, ..., BL<sub>N</sub>). The access transistors 233 are connected to the word lines and bit lines. The diagram includes various components such as transistors 201<sub>1</sub>, 201<sub>2</sub>, ..., 201<sub>N</sub>, and 233, and a set of data lines (DL<sub>1</sub>, DL<sub>2</sub>, ..., DL<sub>N</sub>).

[illegible]




FIG. 5




FIG. 6




FIG. 7

FIG. 8




FIG. 9





FIG. 10








FIG. 11






FIG. 14




FIG. 15




FIG. 16




FIG. 17